A small HowTo (and reminder for myself) on how to use Eclipse (Xilinx SDK) to develop, cross-compile and upload Linux kernel modules for Zynq (ARM-based) embedded board using Xilinx SDK and Xilinx Embedded Linux aka Petalinux. But most steps are …

HowTo use Eclipse with CDT to develop and cross-compile(for ARM) Linux kernel module. Read more »

Just a short recipe on how to compile 'tslib' and use it with Qt5 on Xilinx Petalinux. At the moment I'm using Ubuntu 14.04 64bit as a host machine, MicroZed 7020 as a target, Xilinx Vivado version 2014.2 and Petalinux …

Configure and build Qt5, tslib and evtest for ARM (Xilinx Zynq). Read more »

Tagged with: , , , , , , , , , , , , , , , , ,

I finally figure it out why Analog Devices reference design create/generated in Vivado 2014 by script(obviously updated to use new IP's, otherwise it didn't assemble 'Block Design' at all) didn't work. Reason is changes in Xilinx Concat IP, which used …

HDMI on ZedBoard with Petalinux update. Read more »

Tagged with: , , , , , , , ,

This is step-by-step tutorial on how to build reference design for Analog Devices ADV7511 HDMI encoder used on ZedBoard with PetaLinux 2013.10. It will be mostly based on AD HDL reference design http://wiki.analog.com/resources/fpga/xilinx/kc705/adv7511 and AD Linux drivers wiki page http://wiki.analog.com/resources/tools-software/linux-drivers/platforms/zynq …

HDMI on ZedBoard with Petalinux. Read more »

Tagged with: , , , , , , , , ,

A small, step-by-step tutorial on how to create and package IP. Just as an example, I will create 3-to-8 decoder IP in Xilinx Vivado 2014.1 and connect it to Zynq SPI chip select pins. This is not a Verilog tutorial, …

Howto create and package IP using Xilinx Vivado 2014.1 Read more »

Tagged with: , , , , , , , , ,